Abstract-When generating a sine table to be used in, e.g., frequency synthesis circuits, a widely used way to assign the table content is to simply take a sine wave with the desired amplitude and quantize it using rounding. This results in uncontrolled rounding of up to 0.5 LSB, causing some noise. In this paper we present a method for increasing the signal quality, simply by adj ust the amplitude within a ±O.5 range from the intended.
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The phase after truncation of the L -W (LSBs).
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The truncated phase when the two most significant bits (MSBs) have been removed.
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The second most significant bit (MSB) of the phase, indicating Q2 and Q4.
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The phase, when Q2 and Q4 have been "mirrored".
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The output of the look up table (LUT).
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The most significant bit of the phase, indicating Q3
and Q4.
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The phase, when Q3 and Q4 have been inverted.
Each clock cycle a frequency control word (FeW) is added to the phase accumulator, modulo 2£. When FeW = 1, the accumulator will make one rotation in 2£ clock cycles.
If FeW > 1, the accumulator will finish exactly FeW rotations per 2£ clock cycles, so the frequency resolution, fres ,
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'"
,, ' " ," and the output frequency, fa , will be fres = ��k, fa = Fe w· fres.
The ROM coefficients are typically calculated using a 0.5 LSB phase offset, which make the sine symmetry more effi ciently implemented. This is well described by, e.g., Vankka et al. [1] . This can be seen as a phase rounding toward the closest ".5", e.g., phase 3.125 is rounded to 3.5 rather than truncated to 3.0, as the truncation would mean.
The phase truncation will give alias problems, well de scribed by, e.g., Ashrafi et al [2] . Those are related only to the input wordlength, W, and weakly affected by the accumulator size L, according to the relation [3, eq. (10)]
The phase truncation has a signal and DFT response effect illustrated with an example in Fig. 2 , where W = 5 and the output quantization has been omitted.
The output quantization gives an error that, in some sense, is close to random, and so gives a noise spread over the entire spectrum of odd harmonics. and quantization is omitted (so the amplitude scale is irrelevant). Six bits truncation shows the main al iases around the 2 W harmonic.
� -50 �� " �� " :,a;: .: �..:.a. ,, " is a spur peak around harmonic hspur = 39. The sinusoid corresponding to hspur = 39 and the error are depicted in Fig. 4 . A spur at harmonic hspur will make hspur rotations per 2L samples, and so the sine component will have a period of 27r /hspur rad (where 27r rad corresponds to phase 2L).
This peak is caused by the triangular error shape, with a period starting at 1/ (2D-1 -1) radians, and slowly increasing. The peak will, more general, have a harmonic number hspur ;S 27r· (2D-1 -1). The phase to sine amplitude converter (PSAC) can be implemented in many ways. In this paper we are considering ROM based methods, where each phase can be controlled in dividually (in difference from, e.g., polynomial approximation algorithms). Those methods includes pure look up tables (with or without memory compression) [4] , sum of bit products [5] or thermometer coded implementations [6] .
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B. The SFDR Measurement
The spurious free dynamic range (SFDR) is a meassure of how much "louder" the carrier is than the highest spur for a sinusoid. The SFDR for DDFS' is typically measured with an odd FCW during 2L samples, because this will "test" all 2L phases. The spurs will be rearranged, but not "collide" with each others when comparing different (odd) FCWs.
Ty pical, the measurement is performed with FCW = 1, which gives the same SFDR as for any odd FCW, as supported by
To rosyan et al. [3] .
The SFDR of a certain integer vector s for the first quadrant, using L -W bits phase truncation, is calculated in the following steps: 1) Expand s to the entire rotate from the first quarter.
2) Duplicate each point 2L-W times.
3) Perform an FFT and keep first half of the vector.
4) Find the amplitudes for the carrier, c, and biggest noise spur, n.
5) SFDR = 2010gl O (-�)

II. PROPOSED SCALING ALGORITHM
If the sine table, in position i, has the value ampl . sin( cPi) , the biggest value in the memory will be [ampl] (ampl rounded toward closest integer). This is typically desired to be = 2D-1 -1, which implies that ampl = 2D-1 -1 + as, where as, -0.5 ;; as :s; 0.5, denotes a "sub amplitude".
The proposed algorithm starts at the smallest allowed sub amplitude (:::: ::; -0.5), and gradually increase it up to 0.5. For each step, the SFDR is analyzed, and the best result is selected.
The step size is set so that exactly one value in the ROM is affected.
The algorithm is presented in a pseudo code format in Algorithm 1. Tine f-ine/s; II same, but relative the amplitude. mine f-min( Tine); II the smallest change that affects one integer. as f-as + ( ampl + as) . mine + 0; II Update the sub amplitude. until as ;::: 0.5 Select the best SFDR found and the as that generated it.
A. Time complexity
During the entire amplitude scan, the amplitude is increased with one. The unrounded value in phase ¢ will increase s :::: ::; sin( ¢) during the scan, and so the probability is roughly s that this phase will change value in the table during the scan.
There is 2W-2 values in the table, and a ratio 2/'IT of them will change. Only one will change per iteration, so in average this will require 2 W -1/ 'IT iterations. The carrier amplitude will differ with different amplitudes, this is however typically a very small change on the dB scale.
With, e.g., D = 7, the amplitude will change less than ±0.8%, which corresponds to :::: ::; 0.07 dB, or :::: ::; 0.004 dB when D = 11.
III. RESULTS
In all analysis presented here, five bits of phase truncation have been used, so L = W + 5 in (1), gives SFDRalias :::: ::; 2010gl O (2W -1) :::: ::; 6W dB, as a higher bound on the SFDR from the alias spurs. In the AQ range (W » D), the SFDR can be increased up to allmost 3 dB by changing the sub amplitude (without any cost in the implementation hardware). Two examples of this gain is illustrated in Fig. 8 where the SFDR is plotted as a function of the sub amplitude, with W= 12.
Figures 7 and 8 also depict that with a D .2:, 0.75(W -1) the scaling will have no effect at all.
The frequency response has, as mentioned, a peak just below harmonic hspur :::: ::; 2'IT . (2D-1 -1) :::: ::; 396 when D = 7. In Fig. 9 this is illustrated using W = 12 and five bits phase truncation, both before and after the scaling. There is a clear peak at harmonic 393, which has spread out slightly to the neighboring harmonics when the amplitude is scaled from 63 to 63.2423. 63.2423 is the amplitude that will give the length of the triangular wave (Fig. 3 ) the largest distortion (so two neighboring teeth will probably have different length).
Ta ble I illustrates the SFDR before and after scaling, as well as the gained SFDR. In the PT range (left bottom corner), the One effect that is clear in table I is that the SFDR is increased with;::: :; 16 dB per two output bits (8 dB per bit), in the AQ range. The noise floor is decreased by ;::: :; 6 dB per bit, so the SFDR should increase with 6 dB per bit, if it was not for the spur peak, illustrated in Fig. 9 . The peak seems to grow as the D decreases, with roughly 2 dB per bit.
Because the SFDR grows with 8 dB per output bit (D) in the AQ range, and with 6 dB per input bit (W) in the PT range, the balanced cut between the ranges is placed around the line W = D . � + 1. A designer of a DDFS should mainly be interested in this range, ± a few bits. Note that the total noise will be reduced when D grows, even when the aliases are the dominating spurs, so the SNR can be increased slightly.
One other effect that can be seen in Ta ble I is that the SFDR might be reduced when W increases, in some special cases . When, for instance, D = 7, W : 10 --+ 12, the (unscaled) SFDR will shrink from 59.7 to 58.48. This may be caused by the fact that a lower W will introduce some noise to the length of the triangular waves, so the amplitude from the top spur may be divided into neighboring spurs, in a similar way as the scaling acts.
IV. CONCLUSI ONS
A method to increase the SFDR for a LUT based DDFS without any hardware changes is proposed in this paper. The method is based on a small scaling of the amplitude, in order to archive the best SFDR. The SFDR can in this way be increased with more than 2 dB in some cases. In the case that the phase to sine amplitude converter has 12 input bits and 7 output bits (incl. sign bit), the SFDR can be increased from 58.48 to 61 dBc.
